Show HN: Write, simulate and synthesize VHDL/Verilog in the browser

(risingedge.pro)

14 points | by wozniakpawel 6 days ago ago

4 comments